Files
linux/drivers
Marek Szyprowski 45f10dabb5 clk: samsung: exynos5420: Add SET_RATE_PARENT flag to clocks on G3D path
Add CLK_SET_RATE_PARENT flag to all clocks on the path from VPLL to G3D,
so the G3D MALI driver can simply adjust the rate of its clock by doing
a single clk_set_rate() call, without the need to know the whole clock
topology in Exynos542x SoCs.

Suggested-by: Marian Mihailescu <mihailescu2m@gmail.com>
Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
2019-10-29 14:57:22 +01:00
..
2019-09-24 15:54:11 -07:00
2019-09-29 19:25:39 -07:00
2019-09-28 20:44:12 +02:00
2019-09-23 17:20:40 -04:00
2019-09-24 15:54:08 -07:00
2019-09-24 15:54:08 -07:00